The MIRELA framework: modeling and analyzing mixed reality applications using timed automata

Jean-Yves Didier, Bachir Djafri, and Hanna Klaudel

IBISC Laboratory - CNRS FRE 3190 University of Evry Val d'Essonne, France email: jean-yves.didier@ibisc.univ-evry.fr bachir.djafri@ibisc.univ-evry.fr hanna.klaudel@ibisc.univ-evry.fr

Abstract

Mixed Reality (MR) aims to link virtual entities with the real world and has many applications such as military and medical ones.

In many MR systems and more precisely in augmented scenes, one needs the application to render the virtual part accurately at the right time. To achieve this, such systems acquire data related to the real world from a set of sensors before rendering virtual entities. A suitable system architecture should minimize the delays to keep the overall system delay (also called endto-end latency) within the requirements for real-time performance. In this context, we propose a compositional modeling framework for MR software architectures in order to specify, simulate and validate formally the time constraints of such systems. Our approach is first based on a functional decomposition of such systems into generic components. The obtained elements as well as their typical interactions give rise to generic representations in terms of timed automata. A whole system is then obtained as a composition of such defined components.

To write specifications, a textual language named

Digital Peer Publishing License

Any party may pass on this Work by electronic means and make it available for download under the terms and conditions of the current version of the Digital Peer Publishing Licence (DPPL). The text of the licence may be accessed and retrieved via Internet at

http://www.dipp.nrw.de/.

MIRELA (MIxed REality LAnguage) is proposed along with the corresponding compilation tools. The generated output contains timed automata in UPPAAL format for simulation and verification of time constraints. These automata may also be used to generate source code skeletons for an implementation on a MR platform.

The approach is illustrated first on a small example. A realistic case study is also developed. It is modeled by several timed automata synchronizing through channels and including a large number of time constraints. Both systems have been simulated in UP-PAAL and checked against the required behavioral properties.

Keywords: Mixed reality systems modeling, realtime, timed automata, formal analysis, simulation, model-checking.

1 Introduction

Ensuring real-time properties of mixed reality (MR) systems encounters some obstacles often leading to inefficient, less satisfactory or sometimes even ineffective applications. This is partly due to the growing complexity of such systems, but also to the wide range of available human computer hardware interfaces (sensors) and several kinds of sensorial modalities, each of them giving rise to its own rendering loop. Indeed, sensors as well as rendering loops have their own time constraints, generally different from each other.

Nowadays, the usual process for developing MR applications relies mostly on fast response and high hardware performances to cope with time constraints. Yet, for some applications (for example, robot teleoperation or haptic ones) the respect of time constraints

First presented at the Virtual Reality International Conference (VRIC) 2008, extended and revised for JVRB

may be critical. It may be worth, in such a context, to validate the application, before testing it on actual hardware, by modeling it and applying formal method techniques to prove its robustness. The benefits may be twofold: it may avoid unnecessary cost related to a possible deterioration of hardware, and in the case of design errors, it allows to identify their sources (in terms of unsatisfied time constraints of components) and to correct them and validate again.

In this paper we are interested in specification and validation of heterogeneous, reconfigurable, open but not hot pluggable MR systems. We propose a compositional modeling framework for software architectures in order to specify, simulate and validate formally their time constraints, as well as to generate a prototype for MR platforms.

Our intention here is not proposing a new formalism, but taking advantage of known time constraints specification and verification techniques in the design and the programming of real-time systems. We chose for this purpose to use a prominent model of timed automata [AD94] and its associated tool UPPAAL [LPY97]. The latter allows simulating systems, verifying, through model-checking, various reachability properties, and detecting deadlocks (meaning that the specified time constraints cannot be met by the system). Typically, it can answer the designer questions which may look like "starting from its initial state, can the system reach a given state in a given delay?".

Our approach is first based on a functional decomposition of such systems into generic components. The obtained elements as well as their typical interactions give rise to generic representations in terms of timed automata and the whole application is then obtained as a composition of such defined components. To ease writing specifications, a textual language is also introduced along with the corresponding compilation tools. The generated output contains timed automata in UP-PAAL format for simulation and verification of time constraints. Once validated, this formal model of the system is used to generate automatically source code skeletons for an implementation on a MR platform.

The paper is structured as follows: After an introductory section exposing the related works, we present intuitively our framework and its main elements, namely a textual language MIRELA, an existing verification and simulation tool UPPAAL and a component based MR development environment ARCS. The sections 3 and 4 are devoted to the presentation of MIRELA syntax and its semantics in terms of timed automata. The sections 5 and 6 illustrate the aspects related to the verification and validation (using existing tools) and the rapid prototyping. A classical MR example is unfolded step by step in order to illustrate the approach. A more important case study is developed in the last section.

2 Related works

Modular software architectures and frameworks for MR have been addressed during these past years by almost thirty different projects of frameworks [EBM05]. Amongst the most remarkable ones, we can mention the StudierStube led by the Technical Universities of Vienna and Graz (Austria) [Fuh99]. This project is based on the OpenInventor API and uses the concept of distributed scene-graphs. One of the sub-projects of StudierStube mainly focuses on sensor configuration issues [RS01] and on data processing aspects after being acquired by sensors. This is performed by using an object-oriented approach combined with software engineering practices, like configuration files written in XML.

The DWARF (Distributed Wearable Augmented Reality Framework) project relies on distributed services. Each tracker becomes a service broadcasting data to other services (that could be filters, rendering loops,...) using an extension of CORBA [BBK⁺01].

ImageTclAR [OTX03] aims to provide a rapid prototyping environment to test and design MR applications. People can use proposed components or develop their own ones in C++ whereas the whole logical glue between components is written using Tcl interpreted scripts.

Tinmith [PT03] is an API for developing mobile AR systems. It uses an object store, which is based on Unix file hierarchy, and allows applications to register callbacks on these objects. Once these objects change (for example, when one sensor acquires a new data set) an event is sent to trigger these callbacks.

The AMIRE (Authoring Mixed Reality) project [HZHL03] emphasizes component based development. This project embeds a graphical tool to connect and configure components. Data concerning the configuration of the application are stored in an XML file.

Finally, the ARCS (Augmented Reality Component System) project [DOM06] is also a component-based framework with graphical tools to help to design MR applications. It focuses on the component life span in running these applications and on the reconfigurability

File Project View Editor Help		
🔂 🗞 🎺 🛪 🛛 Graph to Mirela Mirela	a to Graph 💵 🚵 🐘 🕇 渊 Group Manager 📗 Hide Detai	ls Show Details
Periodic sensor Periodic sensor Min Start : 20 000 ‡ Min Stop : 30 000 ‡ Min : 35 000 ‡ Max : 45 000 ‡	I I Camera GUI 20000 2000 30000 2000 45000 I PriorityUnit 25000 35000 I RenderingUnit 15000 5000 2000	Hold Selection Aperiodic Sensor Periodic Sensor At Least Processing Unit Both Processing Unit Priority Processing Unit Unary Processing Unit Rendering Unit Controller
Parameters manager	5100	
Camera = Periodic(20000,30000)[35000,4 GUI = Aperiodic(2000); PriorityUhit = Priority(1)[25000,35000]; RenderingUnit = Rendering(15000,5000)[2 [CollectorCtr(Camera)@(PriorityUnit,0); CollectorCtr(GUI)@(PriorityUnit,1); MemoryCtr(PriorityUnit,0)@(RenderingUnit GroupCtr(GUI=>Camera);	5000]; 100,3100];)[2000,3000];	







of data flow between components at runtime.

These projects are mostly emphasizing modular development or even component based engineering to deal with the heterogeneity challenge. Of course, our approach is related to the above, but we are especially interested in some real-time aspects of MR applications. Usually, the real-time in the MR field of research may be understood in various ways and seen as a real world time in simulation or as low latency man-machine interactions, or even as a preservation of imposed time constraints. In this paper, we aim at addressing the last point of view which focuses on operational deadlines, from events to system response.

Real-time systems may be specified using numerous dedicated methods and formalisms. Most of them are graphical semi-formal notations allowing a state machine representation of the behavior of the system. Among the most popular formalisms, we may quote Statecharts [Har87] or UML/RT [Dou97]. Such visual representations do not enable the verification of the system properties, and it is necessary to associate a formal semantics to them, based in general on automata, process algebras [HPSS87], Petri nets [Rei85] or temporal logics [MP92]. In our approach, we chose to use timed automata [AD94], which have the advantage to be rather simple to manipulate and possess adequate expressivity in order to model time constrained concurrent systems. Moreover, there exists for this model powerful implemented tools (e.g., UPPAAL [LPY97]) allowing model-checking and simulation.

3 The MIRELA framework overview

This section presents a general view of the MIRELA architecture: its basic elements, a general decomposition scheme as well as its main components.

3.1 An overview

The MIRELA framework is composed of three elements forming a chain as shown in figure 3:

- A textual language called MIRELA (for MIxed REality LAnguage) provided with timed automata semantics (forming the core of this approach), coupled with a graphical editor to generate the code using visual metaphor (see figure 1);
- An existing model-checking and simulation tool: UPPAAL which is using its own query language (see figure 2);

• A component based environment focused on the development of MR applications like ARCS.

The MIRELA framework allows to describe MR applications using a simple specification language. The corresponding code is automatically translated into a system composed of a family of timed automata respecting specified timed constraints. The UPPAAL tool allows to analyze the model of the application. If some errors are discovered at this stage, the specification code may be corrected and this process may be repeated until obtaining a satisfactory solution. Then, the obtained model may be used to generate a prototype of the MR application for a target platform (ARCS).



Figure 3: MIRELA specification chain for MR software architectures.

3.2 A data flow-oriented software architecture and the MIRELA syntax

In this paper, we consider MR architectures organized according to a data-flow oriented scheme, from sensors to the actual results produced by the rendering loops. As represented in figure 4, data are produced by sensors (cameras, GPS, motion trackers, ...), then they are processed by processing units (in charge of noise filtering, image processing, ...) and stored in a shared memory where they are picked up by the rendering loops. A rendering loop is a pipeline which processes data and transforms them to the actual rendering result (images or force feedback according to the rendering device, ...).

The syntax of MIRELA language follows this decomposition scheme. A MIRELA specification is



Figure 4: A decomposition scheme of an MR software architecture.

composed of two parts: a ComponentList declaring all the components like sensors, processing units, and rendering loops, and a *SheetList* which is a nonempty list of configurations describing how these elements should work together. Such a configuration, called a sheet, is composed of a non empty set of controllers needed to represent the connexions between all the components of the system and to manage sensors conflicts. Declarations of sensors, processing units, and rendering loops are parameterized and relate to time constraints and delays needed for the actual implementation. In particular, each sensor have their corresponding controllers used as their composition interface. We detail below the main characteristics of the elements of the language, its complete syntax is presented in figure 5.

3.3 Main components

3.3.1 Sensors

The sensors are devices that capture data from the environment. We assume that each sensor has a unique output (possibly multiplexing sensor's data). The temporal characteristics of the sensors allow us to roughly classify them into two categories:

• *Periodic sensors* capture data at periodic time according to a well defined cycle. This periodicity can be expressed by time constraints, corresponding to the minimum and the maximum time of data-gathering. The other time constrains taken

into account are the delays to switch sensors on or off.

• *Aperiodic sensors* collect data only when an asynchronous event occurs. They may be a representation of a physical sensor (like a switch or any warning device) as well as an abstraction of any system using an event interface (typically graphical user interface). Such sensors have to respect a minimum delay between two events, which can be expressed as a time constraint and is also assumed to be the same as a minimal switch off delay.

3.3.2 Processing units

A processing unit (PU) processes data received from sensors. An example of data processing can be an extraction of position and orientation of a camera with respect to its workspace using image processing techniques. A processing unit has time constraints corresponding to the minimum and the maximum time of processing, and may have several inputs and outputs. In our framework, we consider four basic kinds of PUs, that assume the number of inputs is two at most and one at least. This is not a limitation: a PU with more than two inputs may be modeled using a composition of several basic ones. Each basic processing unit may have several outputs $n_{-}outputs$, with $n_outputs \ge 1$. The outputs are supposed to be triggered sequentially according to their predefined rank comprised between 0 and $n_outputs - 1$. Accordingly to the kind of PU, we distinguish:

- A *Unary* PU starts processing the data as soon as it is received on its unique input,
- An *AtLeast* PU starts processing when data are received on at least one of its two inputs,
- A *Both* PU has two buffered inputs and starts processing when data are ready in both buffers,
- A *Priority* PU has one master input and one buffered slave input. It starts processing when data are ready in master input and possibly uses buffered data from the slave input.

3.3.3 Shared memory and rendering loops

We assume that the memory is composed of registers supporting read and write operations which are mutually exclusive. The rendering loops are periodic

Application	::=	ComponentList SheetList
ComponentList	::=	id = Sensor; id = ProcessingUnit; id = RenderingLoop;
		ComponentList ComponentList
Sensor	::=	$Periodic(\mathit{min_start},\mathit{min_stop})[\mathit{min},\mathit{max}] \mid Aperiodic(\mathit{min_event})$
ProcessingUnit	::=	$Both(n_outputs)[min,max] \mid AtLeast(n_outputs)[min,max]$
		$ $ Priority $(n_outputs)[min,max] $ Unary $(n_outputs)[min,max]$
RenderingLoop	::=	$Rendering(\textit{time_rendering},\textit{time_processing})[\textit{min_read},\textit{max_read}]$
SheetList	::=	$\{ControllerList\} \mid SheetList SheetList$
ControllerList	::=	CollectorCtr(<i>id_source</i>)@ <i>TargetList</i> ;
		$ $ ProcessingCtr($id_source, #output$)@($id_target, #input$);
		MemoryCtr(<i>id_source</i> , # <i>output</i>)@(<i>id_rdg</i>)[<i>min_write</i> , <i>max_write</i>];
		$ \operatorname{GroupCtr}(master_id => SensorList);$
		ControllerList ControllerList
TargetList	::=	$(id_target, #input) \mid TargetList TargetList$
SensorList	::=	$id_sensor \mid SensorList, SensorList$



and their processing is subdivided in two phases corresponding to the processing and rendering time constraints. Since rendering loops are reading data from memory, the allowed interval of reading is taken into account.

3.3.4 Controllers

The controllers are components that are used to define a configuration of a MR system by linking different components and managing conflicts that may exist between sensors. There are four kind of controllers:

- A *Collector controller* links a sensor to one or several processing units. It broadcasts sensor's data to associated processing units;
- A *Processing controller* links two processing units. It connects the output of one processing unit to the input of another processing unit;
- A *Memory controller* makes two different links: connects a processing unit output to a memory register and this memory register to a rendering

loop unit. This controller has a particularity to take into account the allowed interval of writing down data into the memory register;

• A *Group controller* manages conflicts between a sensor and a group of sensors. In other words, if the main sensor is activated, it deactivates (suspends) all sensors into the group it supervises;

Example 1. Step I. We consider an example of a classical setup for an MR application involving a camera (C) and a graphical user interface (G) with one visual rendering loop. C is modeled as a periodic sensor while G as an aperiodic one. We assume that the camera C may be suspended by the graphical user interface G, which supervises it. Following the philosophy of the language, the corresponding application can be schematically represented as shown in figure 6. The MIRELA code is given below, with constant values referring to time constraints expressed in microseconds.

```
C = Periodic(20000,30000)[35000,45000];
```

```
G = Aperiodic(2000);
```

```
Pr = Priority(1)[25000,35000];
R = Rendering(15000,5000)[2100,3100];
{
CollectorCtr(C)@(Pr,0);
CollectorCtr(G)@(Pr,1);
MemoryCtr(Pr,0)@(R)[2000,3000];
GroupCtr(G=>C);
}
```

The four first lines declare the components of the system:

- a periodic sensor C with the minimal initialization and switch off delay of 20ms and 30ms, respectively, and of the period comprised between 35ms and 45ms;
- an aperiodic sensor G with the minimal delay between two events of 2ms (including the switch off event);
- a priority processing unit Pr with 1 output and the processing time between 25ms and 35ms;
- a rendering loop R with the rendering time of 15ms, the processing time of 5ms, and the reading time (memory access) between 2,1ms and 3,1ms.

The remaining part describes all the connections between these elements. First, the connection between C and the input port 0 of Pr, and that of G and the input port 1 of Pr are declared. Next, is declared the connection between the output port 0 of Pr and the rendering loop R with the writing time specified between 2ms and 3ms. The last line declares a group with G as a supervisor and a list composed of a unique supervised sensor C; see also the abstract scheme in figure 6 in order to visualize it.

Each element of this functional decomposition will give rise to a timed automaton, as well as the logical glue which links them together. The actual semantics will be obtained by associating to each syntactical element one or more corresponding timed automata, and the whole specification will be given by a parallel composition of all of them.

4 Timed automata modeling of MIRELA specifications

Before defining timed automata representation of MIRELA specifications, we briefly recall the model and its properties.



Figure 6: An abstract view of the MIRELA specification.

4.1 Timed automata

A timed automaton (see figure 7) is a finite state automaton provided with a continuous time representation through real-valuated variables, called *clocks*, allowing to express time constraints. Generally, a timed automaton is represented by an oriented graph, where the nodes correspond to locations in which the system may be and the arcs indicate a possible location switch. The time constraints are expressed through *clock con*straints and may be attached to locations as well as to arcs. A clock constraint is a conjunction of atomic constraints which compares the value of a clock x, belonging to a finite set of clocks, to a rational constant c. Each timed automaton has a finite number of locations, one of them being tagged as *initial*. In each location, the time progression is expressed by a uniform growth of the clock values. In that way, at each instant, the value of the clock x corresponds to time passed since the last reset of x. A clock constraint, called an *invari*ant, may be associated to each location and has to be satisfied in order for the system to be allowed to stay in this location. The arcs may carry clock constraints, called guards, labels allowing synchronization, and indication about clock to be reset.

In UPPAAL [LPY97], which is the tool used in our modeling, a timed automaton is a finite structure handling, in addition to a finite set of clocks evolving synchronously with time, a finite set of integer-valuated and Boolean variables. A model is composed of a set of timed automata, which communicate using binary synchronization through arc labels and a syntax of emission/reception. By convention, an arc label k! indicates the emission of a signal on a channel k. It is supposed to be synchronized with the signal of reception.



Figure 7: Example of a timed automaton modeling the processing of a task, where *clk* is a clock. After the reception of a signal *work_processing*!, the automaton spends at least *tprocessing_min* time in the location *Init*. Then, it sends the signal *free_processing*! if the processing time does not exceed *tprocessing_max*, otherwise, it emits *error_processing*!.

tion, represented by a complementary label k?. Absence of synchronization labels indicates an internal action of the automaton.

The execution of the model starts in the initial state (corresponding to the initial location of each automaton with initial values of all integer and Boolean variables and all clock values set to zero), and is a succession of reachable states. The system state change may occur for three reasons:

- by time progression corresponding to *d* time units in the locations of the components, provided that all the location invariants are satisfied. In the new state, the clock values are increased by *d* and the integer variables do not change;
- by a synchronization if two complementary actions in two distinct components are possible, and if the corresponding guards are satisfied. In the new state, the corresponding locations are changed and the values of clocks and of integer variables are modified according to the reset and update indications;
- by an internal action if such an action of a component is possible, it may be executed independently of the other components: the location and the variables of the component are modified as above.

Another peculiarity of UPPAAL, useful in expressing a kind of synchronicity of moves, is the notion of "committed" locations, labeled in the figures by a special label C; see, for instance, the location *ActiveIn-Progress* in the automaton of figure 8. In such a location, delaying is not permitted. This implies an immediate move of the concerned component. Thus, two consecutive transitions sharing a committed state are executed without any intermediate delay.

A complex system may be represented by a single timed automaton being a product of a number of other timed automata. The set of locations of this resulting automaton is the Cartesian product of locations of the component automata, the set of clocks is the union of clocks, and similarly for the labels. Each invariant in the resulting automaton is the conjunction of the invariants of the locations of the component automata, and the arcs correspond to the synchronization guided by the labels of the corresponding arcs. Due to the presence of real variables (clocks), its behavior defines an infinite state space which may be represented in a finite manner by partitioning it into finitely many equivalence classes so that equivalent states exhibit similar behaviors. This allows it to be analyzed using automated techniques.

4.2 Timed automata for MIRELA specifications

In the following, we present an example of a generic timed automaton (template) illustrating one of the main elements composing our system. The remaining timed automata templates (for aperiodic sensors, processing units, memory, rendering loops and controllers) used in our approach are constructed in analogous way and may be found in the appendix. The complete system comprises 16 timed automata templates.

Let us consider the timed automaton in figure 8 showing a modeling of a periodic sensor identified by *i*. Initially, it is in its initial location Off and its three clock variables h, h1 and h2 are set to 0. At the reception of a signal start[i]! which matches the arc label start[i]?, it moves to the location ActiveInProgress, resets the clock h2and after spending at least *tmin_init_Psensor[i]* time in Active1, it arrives to the location Init with the clock h reset to 0. The core of its periodic activity takes place between the locations Init and Active2. Actually, if it is neither suspended nor stopped, it spends at least time_min_sensor[i] time in the location Init, goes to the location Active2, and come back to Init before *time_max_sensor*[i], reset the clock h and repeats the same behavior again. When working, it may be suspended (and then resumed) or stopped by an external action. It may also





Figure 8: A periodic sensor modeling.

happen that it does not meet the specified delays in which case, it launches an error procedure.

Example 1. Step II. The translation to timed automata of our example instantiates the templates defined above for each component of the application. For each line of the MIRELA code, we have at least one instantiated automaton. The resulting model comprises in this case 13 timed automata synchronizing through channels and including a large number of time constraints.

5 Model-checking and simulation

Model-checking is the process of checking whether a given model, in our case the obtained set of timed automata, satisfies a given property, usually expressed as a formula in a query language. To check a property, the model-checker will explore all the reachable states of the system and answer if the property is satisfied or not. It allows in particular to prove that the time constraints specified in the automata are coherent or not with the expected behavior of the system. In UPPAAL, the query language allows to express, for instance:

- Reachability properties denoted E<> p (can we reach, starting from the initial state, a state where p is satisfied?),
- Invariant properties denoted A[] p (is p satisfied in all states reachable from the initial one?),
- Temporal implication (or liveness) properties denoted p --> q meaning that if p is satisfied, then q is satisfied eventually.

The reachability and invariant properties rely only on reachability of states. It means that if the concerned states are potentially reachable, the modelchecker will give a positive answer. Generally, it is not enough for guaranteeing liveness properties implying the states to be eventually reached. It means, in particular, that checking such properties make sense only for systems (or fragments of systems) satisfying progress conditions (expressed for example by means of location invariants or committed locations).

It is well known that even for small systems, the number of reachable states may be huge. For instance, it is already about 200,000 states for the example 1, and more than 6,700,000 states for the case study developed in the next section. In practice, this means that it is impossible to analyze it by hand whereas model-checking tools can do it automatically and exhaustively, therefore furnishing a proof.

Example 1. Step III. Table 1 summarizes the queries performed for the example as well as the results returned by the model checker. We should notice that these queries are also used during the modeling process to check if the system has the expected behavior, validating step by step the construction of the model.

One of the properties we typically want to check is the absence of a deadlock, which is the case and proves the application is meeting its time constraints (cf. Table 1, query 1). However, the absence of a global deadlock does not guarantee that some parts are not locked. For example, if we change the timing constraints in the rendering loop and make an obvious error like having a rendering algorithm spending more time than the period of the rendering loop, then this locks the render-

#	Query	Result
1	A[] not deadlock	true
2	E<> Rendering(0).End	false
3	E<> (PeriodicSensor(0).End and Rendering(0).Reading)	true
4	<pre>MemoryRegister(0).Locked> MemoryRegister(0).OnStandBy</pre>	true
5	<pre>E<> (MemoryCtr(0).Write and Rendering(0).Reading)</pre>	false
6	APeriodicSensor(1).Active> (PeriodicSensor(0).Suspend1 or	true
	PeriodicSensor(0).Suspend2 or PeriodicSensor(0).Suspend3 or	
	<pre>PeriodicSensor(0).Suspend4 or PeriodicSensor(0).Suspend5)</pre>	
7	E<> MemoryCtr(0).Write	true

Table 1: Queries and results for the example 1.

ing loop whereas the other parts of the system are still running (cf. Table 1, query 2).

Therefore, we should check the following properties of the system (the answers always confirmed the expected behavior):

- Is the rendering loop able to perform its task even if the periodic sensor is disabled (cf. Table 1, query 3)?
- When we lock the memory either for reading or writing, will the memory eventually unlock (cf. Table 1, query 4)?
- Can we write and read in memory at the same time (cf. Table 1, query 5)?
- When the aperiodic sensor is activated, will the periodic sensor eventually be suspended (cf. Table 1, query 6)? Since we don't know in which state the periodic sensor will be suspended, we will have to check all suspended states,
- Can the system write data in memory (cf. Table 1, query 7)?

When a reachability property is answered by true or an invariant property is answered by false, UPPAAL can also produce traces (paths) proving its answer. The model-checker can also look for traces that are the shortest in time of execution or the fastest in terms of steps composing the trace. Using traces makes also possible to obtain some numerical values attached to the properties we want to check. For example, by attaching a clock initialized at the start-up of the periodic sensor, we are able to know the minimum amount of time needed before the first value is written in memory.

However, this query language cannot express some interesting questions about the system. Typically, we

cannot express how many times a given state will be reached. That is why model-checker tools are also coupled with simulation tools, the latter ones giving finer indications on the dynamic behavior of the system.

Simulation consists in making automata evolve step by step (manually or randomly) and observing several variables and states of the system. We carried out some simulations for example 1 and the obtained results confirm the expected behavior of the system components at work. It was possible to analyze particular scenarios, like the activation of the aperiodic sensor suspending the periodic sensor. Up to some extent, the simulation provides also some quantitative results, for example, the balance between reading and writing accesses to memory.

6 Rapid prototyping

A specification composed of timed automata may be used for an automatic code generation for a concrete implementation platform as mentioned in section 3 (see figure 3). However, we need to take into account the difference between theoretical and practical time.

Generally, this problem is handled into two different ways [AT05]. First, the modeling approach advocates including the modeling of the platform on which the actual implementation should take place. In particular, such a modeling will take into account actual communication, initialization, shutdown delays and the delays of process launching.

Second, the semantic approach consists in modeling an abstract view of any implementation platform including tolerance parameters for the various time constraints. It also comprises a theoretical model of a digital clock which allows time triggered updates of the



Figure 9: Physical setup of the application : A) user workspace with the haptic arm and graphical display; B) real workspace with the camera and the probe.

system.

We use the second approach in order to automatically generate application skeletons for the ARCS platform which is a component-based framework (see figure 3). It is customized to meet the requirements of MR applications (mostly time constraints) and focuses on the design of stand-alone applications. Each application design consists in a list of components, communication links and initializations. Like any other platform, it relies on a digital clock. This general architecture has directly inspired the structure of our timed automata modeling and MIRELA language, except the digital clock which has to be added. So, the elements of the modeling can find a natural counterpart in the ARCS environment.

Each obtained timed automaton is translated into a component, including the digital clock, except the processing controller which has a direct counterpart in its communication scheme.

7 A case study

We propose to study the application presented in [BDK08]. It focuses on applying virtual painting on real objects having *a priori* unknown geometries. This mixed reality interaction involves a probe in the real workspace to touch objects. The probe has a virtual counterpart which is a virtual tool with various physical characteristics. By moving the haptic arm, the user remotely moves the probe. When the probe comes into contact with real objects, it returns forces. These forces are measured and returned to the user combined with virtual forces through by mean of a haptic arm (see figure 9).

At the same time, a camera is capturing the scene and some image processing is performed to remove the real probe and replace it by the virtual tool. Figure 10 shows the processing steps leading to the final mixed scene. First, a reference image of the real object is taken. Then, the probe is introduced in the real workspace and located in the camera space. Finally, the probe is removed from the real scene using chroma-keying and a virtual tool is overlaid on the image instead of the probe. The painting is also overlaid depending on the forces returned by the probe and the virtual forces computed to simulate the virtual tool.



Figure 10: Mixed scenes taken from the application: a) the real object, here a SGI workstation, b) the probe was painted in red in order to remove it from images later, c) the probe is removed and replaced by a virtual tool, d) virtual painting has been applied on the real workstation.

This application involves, in its nominal functioning, a camera (C), a haptic arm (O), a force sensor



Figure 11: Abstract view of the case study.

coupled to the probe (P). Concerning the rendering, both graphical (G) and haptical (H) rendering are performed as well as the mechanical (M) control of the probe, which is assimilated to a rendering loop (see figure 11). The whole is processed by two processing units:

- the first one (A) receives positions from O and real forces from P, and computes and send virtual forces to M and positions to H,
- the second one (B) receives periodically images from C, incorporates to them virtual objects according to the position read from O, and sends transformed images to G.

This corresponds to the following MIRELA specification, where the constant values referring to time constraints are expressed in microseconds.

```
C = Periodic(2000,3000)[35000,45000];
O = Aperiodic(500);
P = Periodic(30000,400000)[300000,400000];
B = Both(1)[20000,30000];
A = AtLeast(2)[500,750];
G = Rendering(15000,5000)[2100,3100];
H = Rendering(1000,200)[100,200];
M = Rendering(400000,200)[100,200];
{
CollectorCtr(C)@(B,0);
CollectorCtr(O)@(A,0)(B,1);
CollectorCtr(P)@(A,1);
MemoryCtr(B,0)@(G)[2000,3000];
MemoryCtr(A,0)@(H)[200,300];
MemoryCtr(A,1)@(M)[100,200];
}
```

Figure 11 depicts the abstract scheme of the dataflow of the application. In this case, the state space generated during the model-checking process is huge (several millions of states) making it prohibitive for queries demanding to explore it entirely.

The reachability properties have been checked and their results are summarized in table 2. By answering to these queries, the model checker (see figure 12) can help to determine step by step the data progression through the system. For instance:

- Do the sensors acquire and transmit data according to their specified time constraints (cf table 2 queries 1-3)?
- Is the AtLeast processing unit (A) able to perform its processing (cf table 2 query 4) ?

- Are the inputs of the Both processing unit (B) able to bufferize the data from one sensor in order to wait for the data coming from the other sensor (cf table 2 queries 5,6) ?
- Is the system able to put data into memory (cf table 2 queries 7,8) ?

The state space is very huge and some queries take very long to be answered (sometimes several hours). For some properties (in particular, reachability ones), it may be more efficient to perform simulations (see figure 13) to observe the behavior of the system. These simulations provide traces (lists of states and transitions between them) that are storing clock values and provide indications concerning time intervals. Therefore, it is possible to evaluate, for example, end-to-end latency of a system (the time the system spends in processing a data from its acquisition to the final rendering), which may be critical for some MR applications [Azu95].

In this case study, we can estimate the minimal amount of time needed to acquire data, process them and write them into each memory register. We obtained that the mixed scenes are transmitted to memory in at least 55 ms when the data needed for haptic rendering are transmitted in 500 μ s. Since the rendering loops are working with different known time cycles, the minimal end-to-end latency for mixed scenes can be estimated to 73 ms (respectively to 800 μ s for haptic data). All these results confirm the model meets the specified time constraints making us reasonably confident about the system implementation.

8 Conclusion and perspectives

We introduced in this paper a compositional modeling framework for MR software architectures, initiated in [DDK08c, DDK08b] and dedicated to specify and validate formally the time constraints of such systems using timed automata. The presented framework is an extended and completed version of [DDK08a] and offers in addition to the previous versions a simple language, called MIRELA, allowing to express in a concise way the elements of the MR architecture with their connections, delays, periods...using generic components. The basic components taken into account are periodic and aperiodic sensors, various kinds of processing units and links (controllers), memory registers and rendering loops. In particular, it is

#	Query	Result
1-3	E<> CollectorCtr(X).NewEntry with x = 1,2,3	true
4	E<> AtLeastProcessing(1).End	true
5	E<> BothProcessing(0).Buffer2	true
6	E<> BothProcessing(0).Buffer1 && CollectorCtr(0).OnStandby &&	true
	CollectorCtr(2).NewEntry	
7	E<> MemoryCtr(1).Write && (AtLeastProcessing(1).End	true
	<pre> AtLeastProcessing(1).Entry) && Processing(1).Wait</pre>	
8	E<> MemoryCtr(2).Write && (AtLeastProcessing(1).End	true
	<pre> AtLeastProcessing(1).Entry) && Processing(1).Wait</pre>	

Table 2: Queries and results for the case study.

0	/home/didier/Travaux/JV	RB08/case_study/case_study3.	xml - UPPAAL	↑ _ <i>⊡</i>
ile <u>E</u> dit <u>V</u> iew <u>T</u> ools <u>O</u> ptions <u>H</u>	elp.			
	$\mathbb{R} \mathbb{Q} \rightarrow \mathbb{V}$			
Editor Simulator Verifier				
Overview				
E<> CollectorCtr(0).NewEntry			•	
E<> CollectorCtr(1).NewEntry			Ō	
E<> CollectorCtr(2).NewEntry			•	Check
E<> AtLeastProcessing(1).End			0	Insert
E<> BothProcessing(0).Buffer2			0	Remove
E<> NemoryCtr(1).Write && (AtLes	astProcessing(1).End Atl	LeastProcessing(1).Entry) && Pr	ocessing(1).Wait 🔘	Comments
				comments
Query				
E<> CollectorCtr(0).NewEntry	. • 🛃	Verification in progress 🔹 🗙		
		Processing query		
		Verifying property 4 of 6.		
Comment		Cancel		
Propriété 1		curren		
			J	
Status				
Killing server!				^
Disconnected.				
Disconnected.	al conver			
IIPPAAL version 4.0.6 (rev. 2987) M	a server.			
E<> CollectorCtr(0).NewEntry	and 2007 server.			
Property is satisfied.				
E<> CollectorCtr(1).NewEntry				-
Property is satisfied.				
E<> CollectorCtr(2).NewEntry				-
Property is satisfied.				
E<> AtLeastProcessing(1).End				

Figure 12: UPPAAL in model-checking mode



Figure 13: UPPAAL in simulation mode

possible to define groups of sensors which may be suspended once another sensor is running. The MIRELA specification is automatically translated into a corresponding set of timed automata representing the given system in order to be analyzed and validated using existing tools (UPPAAL). The approach has been illustrated on a simple example of an MR architecture and used for a realistic case study. In both cases, the corresponding timed automata representations have been simulated in UPPAAL and checked against basic behavioral properties. It permitted to show in particular, that the system in the example was respecting its time constraints. Using simulation cases, it was shown that both systems were meeting their expected behaviors.

In our future work we will be interested in developing a method and tools allowing to use the obtained timed automata model for editing and automatically generating source code skeletons for an implementation on an MR platform. Another direction will be to assist the model-checking process by providing means allowing to abstract specification at an early stage of design. This would result in developing abstraction features to be added to our MIRELA compiler.

References

[AD94] Rajeev Alur and David L. Dill, *A theory* of timed automata, Theoretical Computer

Science **126** (1994), no. 2, 183–235, ISSN 0304-3975.

- [AT05] Karine Altisen and Stavros Tripakis, Formal Modeling and Analysis of Timed Systems, Lecture Notes in Computer Science, vol. 3829/2005, ch. Implementation of Timed Automata: An Issue of Semantics or Modeling?, pp. 273–288, Springer Berlin / Heidelberg, 2005, ISSN 1611-3349.
- [Azu95] Ronald Azuma, Predictive Tracking for augmented reality, Ph.D. thesis, Computer Science Department, University of North Carolina, feb 1995.
- [BBK⁺01] Martin Bauer, Bernd Bruegge, Gudrun Klinker, Asa MacWilliams, Thomas Reicher, Stephan Riss, Christian Sandor, and Martin Wagner, *Design of a Component-Based Augmented Reality Framework*, Proceedings of the International Symposium on Augmented Reality (ISAR), oct 2001, ISBN 0-7695-1375-1.
- [BDK08] Benjamin Bayart, Jean-Yves Didier, and Abderrahmane Kheddar, Force Feedback Virtual Painting on Real Objects: A Paradigm of Augmented Reality Haptics, Haptics: Perception, Devices and Scenar-

ios (Proceedings of EuroHaptics 2008), [Fuh99] Lecture Notes in Computer Science, vol. 5024/2008, Springer Berlin / Heidelberg, jun 2008, ISSN 0302-9743, pp. 776–785.

- [DDK08a] Jean-Yves Didier, Bachir Djafri, and Hanna Klaudel, The MIRELA Framework: modeling and analyzing mixed reality applications using timed automata, [10th Virtual Reality International Conference (Laval, France), Apr 2008, pp. 189– 199.
- [DDK08b] Jean-Yves Didier, Bachir Djafri, and Hanna Klaudel, *Modeling and analyzing mixed reality applications using timed automata*, 1st Mediterranean Conference on Intelligent Systems and Automation (CISA'08) (Hichem Arioui, Rochdi Merzouki, and Hadj A. Abbassi, eds.), AIP, jun 2008, pp. 173–178, ISBN 978-0-7354-0540-0.
- [DDK08c] Jean-Yves Didier, Bachir Djafri, and Hanna Klaudel, MIRELA: A Language for Modeling and Analyzing Mixed Reality Applications Using Timed Automata, IEEE Virtual Reality 08 (Reno, Nevada) (Ming Lin, Anthony Steed, and Carolina Cruz-Neira, eds.), IEEE, Mar 2008, pp. 249–250, ISBN 978-1-4244-1971-5.
- [DOM06] Jean-Yves Didier, Samir Otmane, and Malik Mallem, A Component Model for Augmented/Mixed Reality Applications with Reconfigurable Data-flow, 8th International Conference on Virtual Reality (VRIC 2006) (Laval (France)), apr 2006, pp. 243–252.
- [Dou97] Bruce Powell Douglass, Real-Time UML: Developing Efficient Objects for Embedded Systems, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA, 1997, ISBN 0201325799.
- [EBM05] Christoph Endres, Andreas Butz, and Asa MacWilliams, A Survey of Software Infrastructures and Frameworks for Ubiquitous Computing, Mobile Information Systems Journal 1 (2005), no. 1, 41–80, ISSN 1574-017X.

- 99] Anton Fuhrmann, Studierstube: a Collaborative Virtual Environment for Scientific Visualization, Ph.D. thesis, Institute of Computer Graphics and Algorithms, Vienna University of Technology, Favoritenstrasse 9-11/186, A-1040 Vienna, Austria, 1999.
- [Har87] David Harel, Statecharts: A Visual Formalism for Complex Systems, Science of Computer Programming 8 (1987), no. 3, 231–274, ISSN 0167-6423.
- [HPSS87] David Harel, Amir Pnueli, Jeanette P. Schmidt, and Rivi Sherman, On the Formal Semantics of Statecharts, Proceedings of the Second Annual IEEE Symp. on Logic in Computer Science, LICS 1987 (David Gries, ed.), IEEE Computer Society Press, June 1987, pp. 54–64.
- [HZHL03] Michael Haller, Jürgen Zauner, Werner Hartmann, and Thomas Luckeneder, *A* generic framework for a training application based on Mixed Reality, Tech. report, Upper Austria University of Applied Sciences, Hagenberg, Austria, 2003.
- [LPY97] Kim G. Larsen, Paul Pettersson, and Wang Yi, UPPAAL in a Nutshell, International Journal on Software Tools for Technology Transfer (STTT) 1 (1997), no. 1-2, 134–152, ISSN 1433-2779.
- [MP92] Zohar Manna and Amir Pnueli, *The Temporal Logic of Reactive and Concurrent Systems*, Springer-Verlag, New York, 1992, ISBN 0-387-97664-7.
- [OTX03] Charles Owen, Arthur Tang, and Fan Xiao, ImageTclAR: A Blended Script and Compiled Code Development System for Augmented Reality, Proceedings of the International Workshop on Software Technology for Augmented Reality Systems, 2003.
- [PT03] Wayne Piekarski and Bruce H. Thomas, An Object-Oriented Software Architecture for 3D Mixed Reality Applications, IS-MAR '03: Proceedings of the The 2nd IEEE and ACM International Symposium

on Mixed and Augmented Reality (Washington, DC, USA), IEEE Computer Society, 2003, p. 247, ISBN 0-7695-2006-5.

- [Rei85] Wolfgang Reisig, Petri Nets: An Introduction, Monographs in Theoretical Computer Science. An EATCS Series, vol. 4, Springer, 1985, ISBN 0-387-13723-8.
- [RS01] Gerhard Reitmayr and Dieter Schmalstieg, OpenTracker-An Open Software Architecture for Reconfigurable Tracking based on XML, VR '01: Proceedings of the Virtual Reality 2001 Conference (VR'01) (Washington, DC, USA), IEEE Computer Society, 2001, p. 285, ISBN 0-7695-0948-7.

Citation

Jean-Yves Didier, Bachir Djafri and Hanna Klaudel *The MIRELA framework: modeling and analyzing mixed reality applications using timed automata* Journal of Virtual Reality and Broadcasting, 6(2009), no. 1, February 2009, urn:nbn:de: 0009-6-17423, ISSN 1860-2037.

A Timed automata modeling MiReLa components

A.1 Main components

A.1.1 Processing units and input managers



Figure 14: Processing Unit



Figure 15: Unary input manager







Figure 17: Both input manager





Figure 18: Priority input manager

A.1.2 Other components



Figure 19: Aperiodic sensor







A.2 Controllers



Figure 24: Collector controller



Figure 25: Processing controller



Figure 28: Memory controller